projects
/
project
/
bcm63xx
/
u-boot.git
/ commitdiff
commit
grep
author
committer
pickaxe
?
search:
re
summary
|
shortlog
|
log
|
commit
| commitdiff |
tree
raw
|
patch
| inline |
side by side
(parent:
44ac747
)
arm64: a37xx: dts: Fix the number of GPIO on south bridge
author
Ken Ma
<
[email protected]
>
Mon, 26 Mar 2018 07:56:00 +0000
(15:56 +0800)
committer
Stefan Roese
<
[email protected]
>
Fri, 30 Mar 2018 10:52:48 +0000
(12:52 +0200)
The number of pins in South Bridge is 30 and not 29. There is a fix for
the driver for the pinctrl, but a fix is also need at device tree level
for the GPIO.
Reviewed-on: http://vgitil04.il.marvell.com:8080/43286
Reviewed-by: Hua Jing <
[email protected]
>
Tested-by: iSoC Platform CI <
[email protected]
>
Cc: Simon Glass <
[email protected]
>
Cc: Stefan Roese <
[email protected]
>
Signed-off-by: Ken Ma <
[email protected]
>
Signed-off-by: Stefan Roese <
[email protected]
>
arch/arm/dts/armada-37xx.dtsi
patch
|
blob
|
history
diff --git
a/arch/arm/dts/armada-37xx.dtsi
b/arch/arm/dts/armada-37xx.dtsi
index fab95bbc123ca9b7e664c3ed6465e77d26df0674..d139a617a98c752bbb568a96ab36a16d3934c3f2 100644
(file)
--- a/
arch/arm/dts/armada-37xx.dtsi
+++ b/
arch/arm/dts/armada-37xx.dtsi
@@
-168,7
+168,7
@@
reg = <0x18800 0x100>, <0x18C00 0x20>;
gpiosb: gpiosb {
#gpio-cells = <2>;
- gpio-ranges = <&pinctrl_sb 0 0
29
>;
+ gpio-ranges = <&pinctrl_sb 0 0
30
>;
gpio-controller;
interrupts =
<GIC_SPI 160 IRQ_TYPE_LEVEL_HIGH>,